-
Aug 20, 2026, 9:32 am89 pts
Tom's Hardware
Synopsys has published silicon results for what it calls the first 3D PCIe 6.0 test chip, a 5nm PHY built into a face-to-face stacked package that runs 64 GT/s per lane and up to 128 GB/s across an eight-lane link using PAM4 signaling, with receiver eyes clearing the standard's bit error rate requirement. The…
Trending Today on Tech News Tube
Tech News Tube is a real time news feed of the latest technology news headlines.
Follow all of the top tech sites in one place, on the web or your mobile device.
Follow all of the top tech sites in one place, on the web or your mobile device.
